Latest from Digital ICs

214182021 © Pavlineo | Dreamstime.com
promo__pavlineo_dreamstime_xxl_214182021
ID 22585047 © Agsandrew | Dreamstime.com
id_22585047__agsandrew__dreamstime_new
ID 25353500 © Vectorlart | Dreamstime.com
waves_dreamstime_l_25353500
76795646 © Cybrain | Dreamstime.com
promo_cybrain_dreamstime_xxl_76795646
ID_52826136_albund_Dreamstime
promo_id_52826136__albund__dreamstime
Dreamstime_Raimundas_193432809
6789202fbd70b13dd182f718 Dreamstime Raimundas 193432809 1

Maximize Flexibility in SoC Design with eFPGAs (Download)

Jan. 16, 2025
Log in to download the PDF of this article on how embedded FPGAs can bring greater flexibility to SoC design.

Read this article online.

Designers continue to face greater challenges in the development of advanced embedded systems. Functionality and connectivity create layers of added integration and complexity that often make it difficult to provide an optimum logic architecture to manage a given system, especially if it’s a system-on-chip (SoC). Let’s explore the anatomy of an embedded FPGA (eFPGA) and how to achieve the best optimization of silicon resources with the maximum amount of flexibility.

If we strip an FPGA into its component parts, we find primarily a core, typically containing the logic, memory, other macros such as DSP, interconnect grid of wires, switches, and other compute elements, arranged in a grid or matrix. The I/O ring usually contains high-speed interfaces to the physical world, such as SerDes, LVDS, CMOS, and TTL interfaces. An eFPGA is essentially just the core of an FPGA without the I/O ring.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!