• Latest from Embedded

    Zephyr Project
    144516710_Vladimir_Timofeev_Dreamstime
    promo__id_144516710__vladimir_timofeev__dreamstime
    ID 84308884 © Andy Chisholm - Dreamstime.com
    promo_id_84308884__andy_chisholm__dreamstime
    Dreamstime.com
    promo__dreamstime
    Dreamstime_Monsit-Jangariyawong_117103442
    dreamstime_monsitjangariyawong_117103442
    Tony Vitolo/Electronic Design
    promo1920x1080
    Dreamstime_Olesiaru_35735309
    dreamstime_olesiaru_35735309
    Kickstarter
    promo
    ID 83317721 © Igor Zakharevich | Dreamstime.com
    supplychain_dreamstime_l_83317721
    Collaborating Oncomputer 6168342b62fd2

    Techniques to Minimize Code Footprint in RISC-V-Based Apps (Download)

    Oct. 14, 2021

    Read this article online.

    The RV32I is the base instruction set that can get the standard extensions listed in Figure 1, such as:

    • M (Integer Multiplication)
    • A (Atomic Instructions)
    • F (Single Floating Point)
    • D (Double Floating Point)
    • C (Compressed Instructions)
    • B (Bit Manipulations)
    • and so on….
    1. These are the standard extensions for the RISC-V ISA. (Courtesy of Wikipedia - https://en.wikipedia.org/wiki/RISC-V)
    1. These are the standard extensions for the RISC-V ISA. (Courtesy of Wikipedia - https://en.wikipedia.org/wiki/RISC-V)
    Download