• Latest from Embedded

    Dreamstime_Artinun-Prekmoung_255431692 and LEM
    dreamstime_artinunprekmoung_255431692
    ID 63615675 © Nils Ackermann - Dreamstime.com
    promo_id_63615675__nils_ackermann__dreamstime
    Dreamstime_sehenswerk_29437028
    server_dreamstime_sehenswerk_29437028
    AMD
    amd_ai_promo__instinct_mi350_series_chip
    ID 382015243 © Michalsuszycki | Dreamstime.com
    cybersecurity_dreamstime_382015243
    xMEMS Labs
    promo_2__xmems
    332860282 © Chonticha Sawangwong | Dreamstime.com
    dreamstime_chonticha_sawangwong_332860282
    Effective Electronics
    insideelectronics1920x1080
    Circuits Integrated Hellas (CIH)
    Kythrion_Module_Circuits_Integrate_Hellas_Header
    Collaborating Oncomputer 6168342b62fd2

    Techniques to Minimize Code Footprint in RISC-V-Based Apps (Download)

    Oct. 14, 2021

    Read this article online.

    The RV32I is the base instruction set that can get the standard extensions listed in Figure 1, such as:

    • M (Integer Multiplication)
    • A (Atomic Instructions)
    • F (Single Floating Point)
    • D (Double Floating Point)
    • C (Compressed Instructions)
    • B (Bit Manipulations)
    • and so on….
    1. These are the standard extensions for the RISC-V ISA. (Courtesy of Wikipedia - https://en.wikipedia.org/wiki/RISC-V)
    1. These are the standard extensions for the RISC-V ISA. (Courtesy of Wikipedia - https://en.wikipedia.org/wiki/RISC-V)
    Download