• Resources
  • Directory
  • Webinars
  • CAD Models
  • Video
  • Blogs
  • EDGE Awards
  • Advertise

    • Latest from Embedded

    SiFive
    riscv_boards_promo
    Speedgoat GmbH
    figure_01_promo
    flickr
    neil_harbisson_human_cyborg_promo_image
    214182392 © Pavlinec | Dreamstime.com
    cxl_txc_214182392__pavlinec__dreamstime
    Dreamstime_kasto80_112416068
    dreamstime_kasto80_112416068
    Intel
    riscv_adoption_promo__intel
    RISC-V Consortium | Dreamstime.com
    ada_trends_promo
    ID 94875025 © Danciaba | Dreamstime.com
    riscv_architecture_promo_id_94875025__danciaba__dr
    Dreamstime.com
    creating_ada_promo
    Collaborating Oncomputer 6168342b62fd2
    1. Technologies
    2. Embedded

    Techniques to Minimize Code Footprint in RISC-V-Based Apps (Download)

    Oct. 14, 2021

    Read this article online.

    The RV32I is the base instruction set that can get the standard extensions listed in Figure 1, such as:

    • M (Integer Multiplication)
    • A (Atomic Instructions)
    • F (Single Floating Point)
    • D (Double Floating Point)
    • C (Compressed Instructions)
    • B (Bit Manipulations)
    • and so on….
    1. These are the standard extensions for the RISC-V ISA. (Courtesy of Wikipedia - https://en.wikipedia.org/wiki/RISC-V)
    1. These are the standard extensions for the RISC-V ISA. (Courtesy of Wikipedia - https://en.wikipedia.org/wiki/RISC-V)
    Download

    Comments

    To join the conversation, and become an exclusive member of Electronic Design, create an account today!